



EN0-001^{Q&As}

ARM Accredited engineer

Pass ARM EN0-001 Exam with 100% Guarantee

Free Download Real Questions & Answers **PDF** and **VCE** file from:

<https://www.geekcert.com/en0-001.html>

100% Passing Guarantee
100% Money Back Assurance

Following Questions and Answers are all new published by ARM
Official Exam Center

-  **Instant Download** After Purchase
-  **100% Money Back** Guarantee
-  **365 Days** Free Update
-  **800,000+** Satisfied Customers





QUESTION 1

A Just-In-Time compiler writes instructions to a region of memory that is configured using a writeback cache strategy. For the locations that have been written, what is the MINIMUM cache maintenance that MUST be performed before the new instructions can be reliably executed?

- A. Instruction cache clean only
- B. Instruction cache invalidate only
- C. Data cache clean and instruction cache invalidate
- D. Data cache invalidate and instruction cache invalidate

Correct Answer: C

QUESTION 2

As part of the ABI specification, the AAPCS defines which of the following?

- A. How many levels of nested function calls are permitted on ARM systems
- B. How to measure the maximum amount of stack required by an application
- C. On which mode's stack you need to save the return address in a non-leaf function
- D. Which registers need to be preserved by a function

Correct Answer: D

QUESTION 3

Which of the following features was added in version 2 of the ARM Architecture Advanced SIMD extensions?

- A. Additional quadword registers
- B. Support for double precision floating-point arithmetic
- C. Fused Multiply-Accumulate (Fused MAC) instructions
- D. Support for polynomials

Correct Answer: C

QUESTION 4

During an investigation into a software performance problem an engineer doubles the clock frequency of a cached ARM processor running the software. Unfortunately the performance of the application does not increase by very much, despite running on the processor for 100% of the time. What is likely to be the main bottleneck in the system?



- A. The processor is context switching between multiple processes
- B. Performance is limited by the speed of external memory
- C. The processor is taking too long to execute branch instructions
- D. The system is raising interrupts too fast for the processor to handle them

Correct Answer: B

QUESTION 5

In an ARMv7-R processor, with which level of the memory system is the Memory Protection Unit (MPU) associated?

- A. Level 1
- B. Level 2
- C. Level 3
- D. Level 4

Correct Answer: A

[EN0-001 Practice Test](#)

[EN0-001 Study Guide](#)

[EN0-001 Exam Questions](#)