



EN0-001^{Q&As}

ARM Accredited engineer

Pass ARM EN0-001 Exam with 100% Guarantee

Free Download Real Questions & Answers **PDF** and **VCE** file from:

<https://www.geekcert.com/en0-001.html>

100% Passing Guarantee
100% Money Back Assurance

Following Questions and Answers are all new published by ARM
Official Exam Center

-  **Instant Download** After Purchase
-  **100% Money Back** Guarantee
-  **365 Days** Free Update
-  **800,000+** Satisfied Customers





QUESTION 1

Which instruction would be used to return from a Reset exception?

- A. MOVS PC, R14
- B. MOVSPC, R13
- C. Architecturally not defined
- D. SUBS PC, R14, #4

Correct Answer: C

QUESTION 2

When developing a product using the standard ARM C library, what is the minimum effort required to re-target all platform-specific functions in the library?

- A. Replace all functions which use semi-hosting
- B. Locate the stack in an area of RAM
- C. Set the locale variable appropriately
- D. All functions in the standard library must be rewritten

Correct Answer: A

QUESTION 3

What side-effect could using a debugger to read memory contents have?

- A. The memory contents could be set to zero
- B. Some memory contents could be rewritten
- C. The processor MMU pagetables could be modified
- D. The processor cache could be cleaned or/and invalidated

Correct Answer: D

QUESTION 4

Consider the following code sequence, executing on a processor which implements ARM Architecture v7

- A.



LDR r0, [r1]

STR r0, [r2]

STR r3, [r3]

R1 points to a location in normal memory. R2 and R3 point to device memory.

Which of the following statements best describes the ordering rules which apply to this sequence?

A. The two writes to device memory will happen in program order, but the read can be performed out of order

B. The memory accesses can happen in any order

C. The memory accesses will happen in program order

D. The read to r0 and the write from r0 will happen in program order, but the write from r3 can be performed out of order

Correct Answer: C

QUESTION 5

In a Cortex-A9 processor, CP14 system control registers are used for:

A. Cache control operations

B. Address translation operations

C. Debug control and status information

D. Architecture feature ID registers

Correct Answer: C

[Latest EN0-001 Dumps](#)

[EN0-001 VCE Dumps](#)

[EN0-001 Exam Questions](#)