



EN0-001^{Q&As}

ARM Accredited engineer

Pass ARM EN0-001 Exam with 100% Guarantee

Free Download Real Questions & Answers **PDF** and **VCE** file from:

<https://www.geekcert.com/en0-001.html>

100% Passing Guarantee
100% Money Back Assurance

Following Questions and Answers are all new published by ARM
Official Exam Center

- ⚙️ **Instant Download** After Purchase
- ⚙️ **100% Money Back** Guarantee
- ⚙️ **365 Days** Free Update
- ⚙️ **800,000+** Satisfied Customers





QUESTION 1

Which TWO of the following interrupt types does a Generic Interrupt Controller (GIC) support? (Choose two)

- A. Interrupt from a private peripheral to a processor
- B. Interrupt from a processor to a private peripheral
- C. Interrupt from a shared peripheral to a processor
- D. Interrupt from a processor to a shared peripheral
- E. Interrupt from a private peripheral to a shared peripheral
- F. Interrupt from a shared peripheral to a private peripheral

Correct Answer: AC

QUESTION 2

When using the ARM Compiler (armcc), which of the following possible keywords can be used to remove padding bytes from a structure?

- A. __package
- B. __packed
- C. __compact
- D. __compress

Correct Answer: B

QUESTION 3

On a processor supporting the Security Extensions, what sequence of operations is required to move from Non-secure User mode to Secure state?

- A. This transition is not possible
- B. Execution of an SMC instruction
- C. Execution of an SMC instruction followed by an SVC instruction
- D. Execution of an SVC instruction followed by an SMC instruction

Correct Answer: D

QUESTION 4



According to the AAPCS, which of the following statements is TRUE with regard to preservation of register values by a function?

- A. A function must preserve R0-R3 and R12
- B. A function must preserve R4-R11 and R13
- C. No registers may be corrupted by any function
- D. All registers may be corrupted by any function

Correct Answer: B

QUESTION 5

Many ARM cores provide two instruction sets, ARM and Thumb. Which THREE of the following statements apply to the Thumb instruction set implemented for the ARMv7-A architecture? (Choose three)

- A. Thumb is a hybrid 16/32-bit instruction set
- B. No Thumb instructions can be conditionally executed
- C. Thumb code is always slower than the equivalent ARM code
- D. Some routines take more instructions in Thumb code than in the equivalent ARM code
- E. The Thumb instruction set can access the Advanced SIMD "NEON" instructions
- F. Thumb code is always more power-efficient than equivalent ARM code

Correct Answer: ADE

[EN0-001 PDF Dumps](#)

[EN0-001 Practice Test](#)

[EN0-001 Exam Questions](#)