



# EN0-001<sup>Q&As</sup>

ARM Accredited engineer

## Pass ARM EN0-001 Exam with 100% Guarantee

Free Download Real Questions & Answers **PDF** and **VCE** file from:

<https://www.geekcert.com/en0-001.html>

100% Passing Guarantee  
100% Money Back Assurance

Following Questions and Answers are all new published by ARM  
Official Exam Center

- ⚙️ **Instant Download** After Purchase
- ⚙️ **100% Money Back** Guarantee
- ⚙️ **365 Days** Free Update
- ⚙️ **800,000+** Satisfied Customers





### QUESTION 1

Which of the following techniques can be used to obtain a precise count of clock cycles when profiling software over an arbitrarily long period of time using the Performance Monitoring Unit?

- A. A dedicated real-time clock to provide the total cycle count
- B. Use of the divide-by 64 counting option to avoid an overflow of the cycle counter
- C. Use of the overflow interrupts, to extend the range of the built-in 32-bit counter
- D. Modification of the application software being profiled, to insert timestamps at regular intervals

Correct Answer: C

---

### QUESTION 2

When should an ISB instruction be used?

- A. When executing a long branch
- B. When clearing the branch predictor caches
- C. When reading a register from a coprocessor
- D. When returning from an exception handler

Correct Answer: B

---

### QUESTION 3

A function written in C has the prototype:

```
void my_function(float a, double b, float c);
```

The function is built and linked into an application using hard floating-point linkage. What registers are used to pass arguments to the function?

- A. a->s0; b->d0; c->s1
- B. a->s0; b->d1; c->s1
- C. a->d0; b->d1; c->d2
- D. a->s0; b->d1; c->s2

Correct Answer: B

---



#### QUESTION 4

Which THREE of the following items should be preserved by software when entering dormant mode? (Choose three)

- A. Current Program Status Register (CPSR)
- B. Contents of the Level 2 data cache
- C. The Floating Point Status and Control Register (FPSCR)
- D. All User mode general-purpose registers
- E. The CP15 Multiprocessor Affinity Register
- F. Contents of the Level 1 data cache

Correct Answer: ACD

---

#### QUESTION 5

Which of the following is an external exception?

- A. Supervisor Call
- B. FIQ
- C. Undefined Instruction
- D. Parity

Correct Answer: B

[Latest EN0-001 Dumps](#)

[EN0-001 PDF Dumps](#)

[EN0-001 VCE Dumps](#)